Optimum Wire Shaping of an Interconnect
نویسندگان
چکیده
The optimum wire shape for minimum signal propagation delay across an line is shown to have a general exponential form. The line inductance makes exponential tapering more attractive for lines than for lines. For lines, optimum wire tapering achieves a higher reduction in the signal propagation delay as compared to uniform wire sizing. Wire tapering can reduce both the propagation delay and power dissipation. A reduction of in the propagation delay and of in the power is achieved for an example circuit.
منابع مشابه
Optimizing Inductive Interconnect for Low Power
The width of an interconnect line affects the total power consumed by a circuit. A trade off exists between the dynamic power and the short-circuit power dissipated in inductive interconnect. The optimum line width that minimizes the total transient power dissipation is determined in this paper. A closed form solution for the optimum width with an error less than 5% is presented. For a specific...
متن کاملInductive interconnect width optimization for low power
The width of an interconnect line a ects the total power consumed by a circuit A tradeo exists however between the dynamic power and the short circuit power in determin ing the width of inductive interconnect The optimum line width that minimizes the total transient power dissipation is determined in this paper A closed form solution for the op timum width with an error of less than is presente...
متن کاملASIC design protection against reverse engineering during the fabrication process using automatic netlist obfuscation design flow
Fab-less business model in semiconductor industry has led to serious concerns about trustworthy hardware. In untrusted foundries and manufacturing companies, submitted layout may be analyzed and reverse engineered to steal the information of a design or insert malicious Trojans. Understanding the netlist topology is the ultimate goal of the reverse engineering process. In this paper, we propose...
متن کاملPower Saving in CMOS Processors by Optimal Wire Spacing
Interconnect power is a significant part of dynamic power dissipation in microprocessors. Cross-capacitance between adjacent wires is a major contributor to this power consumption, and it can be reduced by post-processing of the layout for optimal allocation of spaces between wires. Necessary and sufficient conditions for the existence of optimal space allocation are derived in this paper. At t...
متن کاملStudies of Interconnect Tuning for High-Performance Designs
Interconnect tuning is an increasingly critical degree of freedom in the design of high-performance VLSI systems. By interconnect tuning, we refer to the selection by a design team of line thicknesses, widths and spacings in multi-layer interconnect to simultaneously achieve: (i) distribution (available wiring density) for local signals, global signals, clock, power and ground; (ii) performance...
متن کامل